Files
embedded-rs/.gdbinit
T
2017-05-28 22:53:53 -05:00

19 lines
507 B
Plaintext

target remote :3333
monitor arm semihosting enable
## send captured ITM to the file itm.fifo
## (the microcontroller SWO pin must be connected to the programmer SWO pin)
## 8000000 must match the core clock frequency
# monitor tpiu config internal itm.fifo uart off 8000000
## OR: make the microcontroller SWO pin output compatible with UART (8N1)
## 2000000 is the frequency of the SWO pin
# monitor tpiu config external uart off 8000000 2000000
## enable ITM port 0
# monitor itm port 0 on
load
step