Merge pull request #49 from rust-embedded/main-itm
break on main; restore ITM configure
This commit is contained in:
16
openocd.gdb
16
openocd.gdb
@@ -8,8 +8,24 @@ break DefaultHandler
|
|||||||
break UserHardFault
|
break UserHardFault
|
||||||
break rust_begin_unwind
|
break rust_begin_unwind
|
||||||
|
|
||||||
|
# *try* to stop at the user entry point (it might be gone due to inlining)
|
||||||
|
break main
|
||||||
|
|
||||||
monitor arm semihosting enable
|
monitor arm semihosting enable
|
||||||
|
|
||||||
|
# # send captured ITM to the file itm.fifo
|
||||||
|
# # (the microcontroller SWO pin must be connected to the programmer SWO pin)
|
||||||
|
# # 8000000 must match the core clock frequency
|
||||||
|
# monitor tpiu config internal itm.txt uart off 8000000
|
||||||
|
|
||||||
|
# # OR: make the microcontroller SWO pin output compatible with UART (8N1)
|
||||||
|
# # 8000000 must match the core clock frequency
|
||||||
|
# # 2000000 is the frequency of the SWO pin
|
||||||
|
# monitor tpiu config external uart off 8000000 2000000
|
||||||
|
|
||||||
|
# # enable ITM port 0
|
||||||
|
# monitor itm port 0 on
|
||||||
|
|
||||||
load
|
load
|
||||||
|
|
||||||
# start the process but immediately halt the processor
|
# start the process but immediately halt the processor
|
||||||
|
|||||||
Reference in New Issue
Block a user